

AD-A262 817



①
DTIC
ELECTE
MAR 18 1993
S C D

APPLIED RESEARCH, INC.



CAMMS PRE & POST PROCESSING PROTOTYPE DEVELOPMENT AND IMPLEMENTATION

Contract Number:
DAAH01-89-D-0069/0169
Subcontract Task 021
Final Technical Report

6700 ODYSSEY DR
P.O. BOX 11220
HUNTSVILLE, ALABAMA 35814-1220

Approved for Public Release

Distribution unlimited

Applied Research Inc.



ARI/92/R-034Z

Accession For	
NTIS	CRA&I
DTRC	TAB
Unannounced	
Justification	
By	
Distribution	
Availability Codes	
Dist	Avail & Other Special

A-1

**CAMMS PRE & POST PROCESSING
PROTOTYPE DEVELOPMENT
AND IMPLEMENTATION**

Contract Number:
DAAH01-89-D-0069/0169
Subcontract Task 021
Final Technical Report

Submitted To:
U.S. Army Missile Command-UAV
ATTN: **Dr. Richard Sims, AMSMI-RD-AS-SS**
Redstone Arsenal, AL 35898

Prepared by:
Applied Research, Inc.
P. O. Box 11220
Huntsville, AL 35814-1220
(205) 922-8600

September 30, 1992

93-05556



SECURITY CLASSIFICATION OF THIS PAGE

REPORT DOCUMENTATION PAGE

Form Approved
OMB No 0704-0188
Exp Date Jun 30 1986

1a REPORT SECURITY CLASSIFICATION Unclassified		1b RESTRICTIVE MARKINGS	
2a SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION/AVAILABILITY OF REPORT	
2b DECLASSIFICATION/DOWNGRADING SCHEDULE			
4 PERFORMING ORGANIZATION REPORT NUMBER(S)		5 MONITORING ORGANIZATION REPORT NUMBER(S) DI-SC-89-012, Task Order 21	
6a NAME OF PERFORMING ORGANIZATION Applied Research, Inc.	6b OFFICE SYMBOL (If applicable) ARI	7a NAME OF MONITORING ORGANIZATION U.S. Army Missile Command (MICOM)	
6c ADDRESS (City, State, and ZIP Code) 6700 Odyssey Drive Huntsville, AL 35806		7b ADDRESS (City, State, and ZIP Code)	
8a NAME OF FUNDING/SPONSORING ORGANIZATION U.S. Army Missile Command	8b OFFICE SYMBOL (If applicable) AMSMI	9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER	
8c ADDRESS (City, State, and ZIP Code) ATTN: Dr. Richard Sims - AMSMI-RD-AS-SS		10 SOURCE OF FUNDING NUMBERS	
		PROGRAM ELEMENT NO	PROJECT NO
		TASK NO	WORK UNIT ACCESSION NO
11 TITLE (Include Security Classification) CAMMS Pre & Post Processing Prototype Development and Implementation			
12 PERSONAL AUTHOR(S) G. Cantrell, R. Crump, A. Davis, M. Hose			
13a TYPE OF REPORT Final Report	13b TIME COVERED FROM 2/92 TO 9/92	14 DATE OF REPORT (Year, Month, Day)	15 PAGE COUNT
16 SUPPLEMENTARY NOTATION			
17 COSATI CODES		18 SUBJECT TERMS (Continue on reverse if necessary and identify by block number)	
FIELD	GROUP		
19 ABSTRACT (Continue on reverse if necessary and identify by block number)			
<p>This final report describes the support provided by ARI to Dr. Richard Sims to help redesign the video A/D system for the CAMMS program. Included in the redesign is the capability to convolve two kernels up to 7x7 size across the input image, the ability to use EE PROMS for the target filter and to post process the output correlation surface.</p>			
20 DISTRIBUTION/AVAILABILITY OF ABSTRACT <input checked="" type="checkbox"/> UNCLASSIFIED/UNLIMITED <input type="checkbox"/> SAME AS RPT <input type="checkbox"/> DTIC USERS		21 ABSTRACT SECURITY CLASSIFICATION	
22a NAME OF RESPONSIBLE INDIVIDUAL Roger L. Crump		22b TELEPHONE (Include Area Code) (205) 922-8600 x1042	22c OFFICE SYMBOL ARI

TABLE OF CONTENTS

<u>SECTION NO.</u>		<u>PAGE NO.</u>
1.0	INTRODUCTION	1
2.0	PRE-PROCESSING OVERVIEW	2
3.0	POST-PROCESSING	5
4.0	STATUS	7

Appendix A Preprocessor IBM/AT Electrical Schematics
Appendix B Preprocessor Layout

LIST OF FIGURES

<u>FIGURE NO.</u>		<u>PAGE NO.</u>
3.0-1	Computation of Mean and Standard Deviation	6

1.0 INTRODUCTION

The current CAMMS Automatic Target Recognition(ATR) hardware contains a video A/D front end, a correlation engine and a microprocessor to post process the resulting correlation surface. This "minimal" configuration has been judged to be suitable for initial tests, however it is desired to be able to improve upon this configuration for later tests and analysis against more tactical targets.

Dr. Richard Sims has provided for ARI a description of the desired pre-processing prior to input to the correlation hardware and the post-processing desired after generation of the correlation surface. ARI has used this information to generate a preliminary design of the pre- and post-processing hardware. The initial implementation of this design is desired to be on an AT compatible prototype board and ARI has also supported the layout, prototyping and some fabrication of the desired circuits.

2.0 PRE-PROCESSING OVERVIEW

The preliminary design for the IBM/AT version pre-processor is detailed in the six pages of schematics in Appendix A. The intent of the IBM/AT version of electronics is to allow the user to capture RS170 images under computer control and access the preprocessed (convolved) results for analysis, evaluation and correlation reference filter synthesis. An example layout is shown in Appendix B.

The design processes the following features:

- a) differential RS170 video input buffering.
- b) sync and blanking generating phased to input video horizontal sync.
- c) separate analog and digital grounds.
- d) dual 8-bit video signal digitization.
- e) real-time histogram computation.
- f) microcontroller video "gain" control.
- g) dual 7x7 pixel convolution with 8 bit convolution coefficients.
- h) real-time modulus computation of convolver results.
- i) telemetry video output of digitized video signal.

The processing of the RS170 analog video signal is depicted on page 1 of the schematics. U1 is used to differentially receive the analog video signal with a 75Ω input impedance. Components U2, U2, U8 and U13 perform the basic functions of extracting timing information from the input RS170 video. These functions include write pulse generation (WE), sync extraction (U8), pixel clock generation (U13), and pixel clock buffering and clock distribution (U15 and U16). Components U15 and U16 each show only one output being produced, PIXCLK and PIXCLK*. A total of ten outputs for each signal are available for satisfying the clock distribution requirements of this particular board. It is recommended that the exact number of outputs required of U15 and U16 be determined and defined in the prototype stage of development. Component U8 produces a 6.5 MHz pixel clock that is phased to the signal, CLAMP*, produced from the sync extraction chip, U8.

Component U10 provides the A/D processing required of the histogram chip, U11. Component U10 converts an RS170 signal to an 8-bit unsigned digital format. DC restoration occurs when the signal, CLAMPREG, is asserted. The A/D convertor will convert the DC restored signal spanning the voltage range of REFHI to REFLO. The signals REFHI and REFLO are to be held constant over the operating time of the preprocessor. Component U11 implements a real-time histogram function. The buffered results of U11 are accessible to the on-board micro-controller (U51).

Component, U9, converts the input RS170 video to digital format. Voltage references VREFHI and VREFLO are produced by the micro controller circuitry in a dynamic fashion to produce the variable "gain" feature of the design. The intent of the logic is to tailor the dynamic range of the 8-bit data bus, DVID, to the dynamic range of the input video signal. The data bus, DVID, is further input to the convolvers at U19, U26, U21 and U22.

The horizontal and vertical convolution functions are described on pages 2 and 3 of the electrical schematics. The horizontal convolution is implemented by U19 and U20. Component U19 produces the eight lines of delay required of the convolver at U20. The eight lines of delay are generated inside the component using 8-bit shift registers configured to produce delays of 256 pixels per line. The delay line chip at U19 is required to be initialized by the micro controller. The component, U20 computes the real-time convolution of the data produced by component U19. The exact size of the convolution is determined when the micro controller preloads the convolution data. The device inherently implements an 8x8 pixel convolution. To produce a 7x7 pixel convolution the coefficient registers in excess must be loaded with zeroes. The convolution output is produced as a 16-bit result on data bus DH.

The vertical convolution functions are depicted on page 3 of the schematics. The function and processing of the vertical convolution is the same as the horizontal convolution with the exception of the convolution coefficient values. The modulus computer (PDSP163301) computes the modulus of the output of the intermediate RAM buffer.

Page 4 of the schematics details the IBM/AT interface. The component at U27 decodes the address signals SA16 - SA19 and LA17 -LA23 to generate the chip selects required to read the 256x256 16-bit result of the preprocessing. The preprocessing result can be either memory mapped or IO mapped. The modulus RAM at U30-U35 contains the 256x256 16-bit result.

The intermediate memory storage and buffering required to implement the design is depicted on page 5 of the schematics. The right static RAM chips (CY7C191) implement an intermediate buffer between the horizontal and vertical convolution output and the modulus computation.

The micro controller circuitry is depicted on page 6 of the schematics is required to compute the dynamic digitization references VREFHI and VREFLO and the static references REFHI and REFLO for the dual A/D convertors on page 1 of the schematics. The D/A convertor at U54 converts the 8-bit digital word produced by the micro controller to an output voltage spanning 10V to 0V. The precision voltage reference at U52 produces a very precise 10V reference for the D/A convertor which will be stable under temperature. The micro controller at U51 is required for the following functions:

- a) Static voltage references REFHI and REFLO.
- b) Dynamic voltage references VREFHI and VREFLO.

- c) 8-bit delay line initialization at U19 and U20.
- d) Convolver coefficient loading and initialization at U20 and U21.

3.0 POST-PROCESSING

This section discusses the hardware necessary to calculate the mean and standard deviation (stdev) of the correlation output data. These computations will be made in real-time from the outputs of the barrel shifter.

The mean calculation involves summing the output values while the stdev involves summing the difference of the outputs and the mean. This often requires the mean calculation be completed before the stdev calculation can begin. However, if the sum of the outputs and the sum of the square of the outputs are calculated in parallel, they can be combined later to complete these calculations. This will allow the mean and stdev to be computed simultaneously with the stdev calculation completed with a few simple arithmetic operations. The square root operations will be performed by the DSP board.

The stdev equation can be manipulated, as shown below, and be expressed in terms of the sum of the outputs and the sum of the square of the outputs. This derivation shows that the stdev is computed by subtracting the square of the mean from the sum of the square of the outputs, divided by the number of outputs.

$$\begin{aligned}\sigma &= \sqrt{\frac{\sum_{i=1}^N (x_i - \bar{x})^2}{N}} \\ \sigma^2 &= \frac{1}{N} \sum (x_i - \bar{x})^2 \\ &= \frac{1}{N} \sum (x_i^2 - 2\bar{x}x_i + \bar{x}^2) \\ &= \frac{1}{N} \sum x_i^2 - \frac{2\bar{x}}{N} \sum x_i + \frac{\bar{x}^2}{N} \sum \\ &= \frac{1}{N} \sum x_i^2 - \frac{2\bar{x}}{N} \sum x_i + \frac{\bar{x}^2}{N} N \\ &= \frac{1}{N} \sum x_i^2 - 2\bar{x}\bar{x} + \bar{x}^2 \\ &= \frac{1}{N} \sum x_i^2 - 2\bar{x}^2 + \bar{x}^2 \\ &= \frac{1}{N} \sum x_i^2 - \bar{x}^2 \\ &= \frac{1}{N} \sum x_i^2 - \frac{\sum x_i}{N} \frac{\sum x_i}{N}\end{aligned}$$

These computations are accomplished in hardware using two Multiply Accumulators (MACs) as shown in Figure 3.0-1. The internal accumulators must be sufficiently large as to allow the summations to be performed without overflow. The MAC used to compute the sum of the outputs requires a 32-bit accumulator. The MAC used to sum the square of the outputs requires a 44-bit accumulator. This is shown with the following calculations. These calculations are based on 256x256/16-bit 2's complement outputs. Although the outputs should neither be all max positive or all max negative, hardware was chosen to accommodate these worst case conditions. Mean and stdev estimations could be performed with current CAMMS hardware.

Sum of the outputs:

$$256 \times 256 \times 32768 = 2^8 \times 2^8 \times 2^{15} = 2^{31}$$

$$256 \times 256 \times 32768 \times 32768 = 2^8 \times 2^8 \times 2^{15} \times 2^{15} = 2^{44}$$

A Cypress CY7C510 MAC is suggested for the first calculation. This part has a 35-bit accumulator and was previously used on the CAMMS A'D board for input image mean subtraction. Latching the upper 16-bits of the 32-bit output effectively performs a division by 256x256. This would immediately provide the mean value.

An LSI Logic L64032 MAC is suggested for the second calculation. This seems to be the only MAC available with an accumulator capable of storing the 44-bit results. This part has a 68-bit accumulator.

If the correlator input images are mean subtracted, then the output data should have zero mean. In this case only one MAC is needed and would compute the sum of the square of the outputs. However, a feature was added to the correlator hardware which clears all negative outputs. In this case, the mean output will be non-zero.




Figure 3.0-1 Computation of Mean and Standard Deviation


116-1022-002-dwd

4.0 STATUS


The schematics presented in this report will provide the means to initiate prototyping of the preprocessor. The firmware for the logic at U17, U18 U27, U56 and the PAL 20x10's on page 5 remain to be developed. Additionally the micro controller firmware for U51 must be further developed.

APPENDIX A

**PREPROCESSOR IBM/AT ELECTRICAL
SCHEMATICS**




1A



Applied Research, Inc.
6780 Odyssey Drive
Huntsville, AL 35806
Phone (205) 922-8666
POC: Gerald Centrell

Title: VIDEO PROCESSOR
Date: Document Number: PAGE1.BCH
Date: September 22, 1992 REV: A
Page: 1 of 8



2A
















U20		AS	
D18	0	PR. 16	C8
J14	1	PR. 17	B6
M14	2	PR. 18	A8
K16	3	PR. 19	C7
H15	4	PR. 20	B7
K15	5	PR. 21	A7
J15	6	PR. 22	C6
C2	7	PR. 23	B6
L1	0	PR. 24	B9
L2	1	PR. 25	C9
L3	2	PR. 26	A18
M1	3	PR. 27	H10
M2	4	PR. 28	C10
M3	5	PR. 29	A11
N1	6	PR. 30	B11
N2	7	PR. 31	C11
C3	0	PR. 32	A12
B3	1	PR. 33	H12
A3	2	PR. 34	C12
C4	3	PR. 35	A13
B4	4	PR. 36	B13
A4	5	PR. 37	C13
C5	6	PR. 38	A14
B5	7	PR. 39	
D13		R4	QH9
D13	0	DO. 16	T4
T4	1	DO. 17	DM1
P6	2	DO. 18	DM2
Q6	3	DO. 19	DM3
T6	4	DO. 20	DM4
P7	5	DO. 21	P9
Q7	6	DO. 22	T10
P8	7	DO. 23	DM5
B14	0	DO. 24	B10
H15	1	DO. 25	DM6
C14	2	DO. 26	B12
C15	3	DO. 27	DM7
F15	4	DO. 28	P12
F16	5	DO. 29	DM8
G14	6	DO. 30	T13
G15	7	DO. 31	DM9
H13	0	DO. 32	P11
P13	1	DO. 33	DM10
T14	2	DO. 34	T12
A14	3	DO. 35	DM12
T15	4	DO. 36	P12
P14	5	DO. 37	DM13
R15	6	DO. 38	P12
P15	7	DO. 39	DM14
D15		R5	AMC6
D15	0	COEFF	X2
P15	1	WEW	X3
D15	2		AMC6
C16	0		X3
D16	1	C1 0	AD9
D16	2	C1 1	AD1
D16	3	C1 2	AD2
F16	4	C1 3	AD3
E16	5	C1 4	AD4
C16	6	C1 5	AD5
F14	7	C1 6	AD6
C16	8	C1 7	AD7
N16	0	REGADR 0	G1
M16	1	REGADR 1	AMC9
H16	2	REGADR 2	M2
L16	3	REGADR 3	AMC2
L14	4	REGADR 4	J2
L15	5	REGADR 5	AMC3
L16	6		J3
K14	7		AMC4
D17	0	RESET	K1
	1		AMC5
	2		
	3		
	4		
	5		
	6		
	7		
B16		G2	SRINIT
V16	0	VDD	PIB
V16	1	VDD	PIXCLK
V16	2	VDD	N14
V16	3	VDD	N15
V16	4	VDD	VMI3
V16	5	VDD	
V16	6	VDD	
V16	7	VDD	
J16		H1	
V16	0	VSS	R1
V16	1	VSS	T2
V16	2	VSS	T7
V16	3	VSS	T9
V16	4	VSS	B16
V16	5	VSS	J10
V16	6	VSS	P10
V16	7	VSS	R8
H1	0	VSS	R2

LST L64240

Applied Research, Inc.		
6788 Odyssey Drive		
Huntsville, AL 35806		
Phone: (205) 922-6688		
POC: Gerald Centrell		
Title: HORIZONTAL CONVOLVER		
Size	Document Number	REV
8	PAGE 2 SCH	A
Date: September 23, 1992 Sheet 2 of 6		













WORKING
TEST
DATA
SHEET

ACTIVE

CSRGD
VHDL









6700 Odyssey Drive Huntsville, AL 35806 Phone: (205) 922-8620 POOL General Services		
Title: MICRO CONTROLLERS		
Size: 8	Document Number: PAGE 6 OF 6	Rev. B
Date: September 22, 1992 Sheet 6 of 6		



APPENDIX B
PREPROCESSOR LAYOUT



5.0"

10.0"

15.0"



HDG 0807
ANAL DEV
U12

